

DATASHEET

General Description

The YQ2G6965 is a programmable clock generator intended for high-performance consumer, networking, industrial, computing, and data-communication applications. Configurations may be stored in on-chip efuse or changed using I2C interface. The device may be configured to use one of two I2C addresses to allow multiple devices to be used in a system.

Applications

- ➢ Ethernet switch/router
- ➢ PCI Express 1.0/2.0/3.0/4.0/5.0/6.0 Spread Spectrum on
- ➢ Broadcast video/audio timing
- \triangleright Multi-function printer
- ➢ Processor and FPGA clocking
- ➢ Any-frequency clock conversion
- ➢ MSAN/DSLAM/PON
- ➢ Fiber Channel, SAN
- \triangleright Telecom line cards
- \geqslant 1 GbF and 10 GbF

Features

- Flexible 1.8V, 2.5V, 3.3V power-rails
- High-performance, low phase noise PLL, <
- 0.5ps RMS typical phase jitter on outputs
	- Reference LVCMOS output clock

Four universal output pairs individually configurable:

- Differential (LVPECL, LVDS or HCSL)
- 2 single-ended (2 LVCMOS in-phase or 180 degrees out of phase)
- I/O VDDs can be mixed and matched,

supporting 1.8V(LVDS and LVCMOS), 2.5V, or 3.3V Redundant clock inputs with manual

switchover

- Input frequency range:
	- Crystal frequency range: 8MHz to 100MHz
- Output frequency ranges:
	- LVCMOS Clock Outputs 1MHz to 200MHz
	- LP-HCSL Clock Outputs 1MHz to 200MHz – Other Differential Clock Outputs – 1MHz to
	- 300MHz
		- Programmable crystal load capacitance
	- Power-down mode
	- I2C serial programming interface
	- Available in 4×4 mm 24-pin QFN

package

-40° to +85°C industrial temperature operation applications

Functional Block Diagram

Pin Configuration

4 X 4 mm 24-QFN

Pin Functions

Features and Functional Blocks Device Startup and Power-On-Reset

The device has an internal power-up reset (POR) circuit. All VDDs must be connected to desired supply voltage to trigger POR.

User can define specific default configurations through internal efuse memory. Either customer or factory can program the default configuration. Please refer to Register Descriptions and Programming Guide for details or contact Renesas if a specific factory-programmed default configuration is required.

Reference Clock and Selection

The device supports up to two clock inputs.

- Crystal input, can be driven by a single-ended clock.
- Clock input (CLKIN, CLKINB), a fully differential input that only accepts a reference clock. A singleended clock can also drive it on CLKIN.

Figure 7. Clock Input Diagram, Internal Logic

Internal Crystal Oscillator (XIN/REF)

Choosing Crystals

A crystal manufacturer will calibrate its crystals to the nominal frequency with a certain load capacitance value. When the oscillator load capacitance matches the crystal load capacitance, the oscillation frequency will be accurate. When the oscillator load capacitance is lower than the crystal load capacitance, the oscillation frequency will be higher than nominal and vice versa so for an accurate oscillation frequency you need to make sure to match the oscillator load capacitance with the crystal load capacitance. To set the oscillator load capacitance there are two tuning capacitors in the IC, one at XIN and one at XOUT. They can be adjusted independently but commonly the same value is used for both capacitors. The value of each capacitor is composed of a fixed capacitance amount plus a variable capacitance amount set with the XTAL[5:0] register. Adjustment of the crystal tuning capacitors allows for maximum flexibility to accommodate crystals from various manufacturers. The range of tuning capacitor values available are in accordance with the following table. **XTAL[5:0] Tuning Capacitor Characteristics**

The capacitance at each crystal pin inside the chip starts at 6pF with setting 000000b and can be increased up to 25pF with setting 111111b. The step per bit is 0.3pF.

You can write the following equation for this capacitance: $Ci = 6pF + 0.3pF \times XTAL[5:0]$

Tuning the Crystal Load Capacitor

Cs1 and Cs2 are stray capacitances at each crystal pin and typical values are between 1pF and 3pF. Ce1 and Ce2 are additional external capacitors, increasing the load capacitance reduces the oscillator gain so please consult the factory when adding Ce1 and/or Ce2 to avoid crystal startup issues.

You can write the following equation for this capacitance: $CXIN = Ci1 + Cs1 + Ce1$

 $CXOUT = Ci2 + Cs2 + Ce2$

The final load capacitance of the crystal:

CL = CXIN × CXOUT / (CXIN + CXOUT) It is recommended to set the same value for capacitors the same at each crystal pin, meaning:

CXIN = CXOUT

The complete formula when the capacitance at both crystal pins is the same:

 $CL = (6pF + 0.3pF \times XTAL[5:0] + Cs + Ce)/2$ Example 1: The crystal load capacitance is specified as

7.5pF and the stray capacitance at each crystal pin is Cs = 1.5pF. Assuming equal capacitance value at XIN and XOUT, the equation is as follows:

7.5pF = (6pF + 0.3pF × XTAL[5:0] + 1.5pF) / 2 So, $XTAL[5:0] = 25$ (decimal).
 X_{tal} Oscillator

Fractional Output Dividers (FOD) Spread Spectrum

To help reduce electromagnetic interference (EMI), the YQ2G6965 supports spread spectrum modulation. The output clock frequencies can be modulated to spread energy across a broader range of frequencies, lowering system EMI. The YQ2G6965 implements spread spectrum using the Fractional-N output divide, to achieve controllable modulation

rate and spreading magnitude. The Spread spectrum can be applied to any output divider and any spread amount from \pm 0.1% to \pm 3% center spread and -0.5% to -6% down spread.

Programmable Loop Filter

Table 2. Loop Filter

PLL loop bandwidth range depends on the input reference frequency (Fref) and can be set between the loop bandwidth range as shown in the table below.

Output Drivers

The device output drivers support the following features individually:

- The outputs are provided with register-controlled output drivers.
- 2.5V or 3.3V voltage level for HCSL/LVPECL operation
- 1.8V, 2.5V or 3.3V voltage levels for CMOS/LVDS operation
- CMOS supports 4 operating modes:
- CMOSD: OUTx and OUTxB 180 degrees out of phase
- CMOSX2: OUTx and OUTxB phase-aligned
- CMOS1: only OUTx pin is on
- CMOS2: only OUTxB pin is on

When a given output is configured to at CMOSD or CMOSX2, then all previously described configuration and control apply equally to both pins.

▪ Independent output enable/disabled by register bits. When

disabled, an output can be either in a logic 1 state or Hi-Z.

The following options are used to disable outputs:

- 1. Output turned off by I2C.
- 2. Output turned off by SD/OE pin.
- 3. Output unused, which means is turned off regardless of OE pin status.

SD/OE Pin Function

Absolute Maximum Ratings

Table 3. Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the device at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Thermal Characteristics

Table 4. Thermal Characteristics

Recommended Operating Conditions

Table 5. Crystal Characteristics

Electrical Characteristics

Table 6. Current Consumption

1. Single CMOS driver active**.**

2. Measured into a 5" 50 Ohm trace with 2 pF load.

3. Iddcore = IddA+ IddD, no loads

Table 7. AC Timing Characteristics

(VDDA, VDDD, VDDO1234 = $3.3V \pm 5\%$, $2.5V \pm 5\%$, $1.8V \pm 5\%$, TA = -40°C to +85°C unless stated otherwise.)

(Spread Spectrum Generation = OFF)

1. Practical low er frequency is determined by loop filter settings.

- 2. A slew rate of 2.75V/ns or greater should be selected for output frequencies of 100MHz or higher.
- 3. Includes loading the configuration bits from efuse to PLL registers. It does not include efuse programming/write time.
- 4. Actual PLL lock time depends on the loop configuration.
- 5. Spread Spectrum generation is off unless otherwise stated.

Table 8. General Input Characteristics

Table 9 Electrical Characteristics – CMOS Outputs¹

VDDA, VDDD, VDDO1234 = $3.3V \pm 5\%$, $2.5V \pm 5\%$, $1.8V \pm 5\%$, TA = -40°C to +85°C unless stated otherwise.

1. Guaranteed by design and characterization, not 100% tested in production.

Table 10. Electrical Characteristics – LVDS Outputs¹

VDDA, VDDD, VDDO1234 = $3.3V \pm 5\%$, $2.5V \pm 5\%$, $1.8V \pm 5\%$, TA = -40°C to +85°C unless stated otherwise.

1. Guaranteed by design and characterization, not 100% tested in production.

Table 11. Electrical Characteristics – LVPECL Outputs¹

VDDA, VDDD, VDDO1234 = $3.3V \pm 5\%$, $2.5V \pm 5\%$, TA = -40° C to $+85^{\circ}$ C unless stated otherwise.

1. Guaranteed by design and characterization, not 100% tested in production.

Table 12. Electrical Characteristics – HCSL Outputs¹

7 云启微

VDDA, VDDD, VDDO1234 = $3.3V \pm 5\%$, $2.5V \pm 5\%$, TA = -40°C to +85°C unless stated otherwise.

1. Guaranteed by design and characterization, not 100% tested in production.

- *2. Measured from differential waveform.*
- *3. Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/- 150mV window around differential 0V.*
- *4. Vcross is defined as voltage where Clock = Clock# measured on a component test board.*
- *5. The total variation of all VCROSS measurements in any particular system.*
- *6. Measured from single-ended waveform.*

Jitter Performance Characteristics

Figure 6. Typical Phase Jitter Plot at 100MHz

Table 14. Spread Spectrum Generation Specifications

Note: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with

maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

1. Peak-to-Peak jitter after applying system transfer function for the Common Clock Architecture. Maximum limit for PCI Express Gen 1.

2. RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and reporting the worst case results for each

evaluation band. Maximum limit for PCI Express Generation 2 is 3.1ps RMS for tREFCLK_HF_RMS (High Band) and 3.0ps RMS for tREFCLK_LF_RMS (Low Band).

3. RMS jitter after applying system transfer function for the common clock architecture. This specification is based on the PCI_Express_Base_r3.0 10 Nov, 2010 specification, and

is subject to change pending the final release version of the specification.

Input – **Driving the XIN/REF or CLKIN**

Driving XIN/REF with a CMOS Driver

In some cases, it is encouraged to have XIN/REF driven by a clock input for reasons like better SNR, multiple input select with device CLKIN, etc. The XIN/REF pin is able to take an input when its amplitude is between 500mV and 1.8V and the slew rate more than 0.2V/ns.

The XIN/REF input can be driven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XOUT pin can be left floating.

Figure driving XIN with a CMOS Driver

Table 15. Nominal Voltage Divider Values for driving XIN with Single-ended Driver

Driving XIN with an LVPECL Driver

Figure 1 shows an example of the interface diagram for a +3.3V LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XIN/REF input. It is recommended that all components in the schematics be placed in the layout; though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input. If the driver is 2.5V LVPECL, the only change necessary is to use the appropriate value of R3.

Figure 1. driving XIN with an LVPECL Driver

Order Information

Package Outline

QFN 4mmX4mm-24L

Quad Flat No-Lead Package, 24 leads. Body width 4mm, body length 4mm, body thickness 0.75mm, lead pitch 0.5mm.

Revision History

All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.