

DATASHEET

General Description

The YQ2G5908 is a programmable clock generator intended for high-performance consumer, networking, industrial, computing, and data-communications applications. Configurations may be stored in on-chip efuse or changed using I2C interface. The device may be configured to use one of two I2C addresses to allow multiple devices to be used in a system.


Applications

- Ethernet switch/router
- PCI Express 1.0/2.0/3.0/4.0/5.0/6.0 Spread Spectrum on
- Broadcast video/audio timing
- Multi-function printer
- Processor and FPGA clocking
- Any-frequency clock conversion
- MSAN/DSLAM/PON
- Fiber Channel, SAN
- Telecom line cards
- 1 GbE and 10 GbE


Features

- Flexible 1.8V, 2.5V, 3.3V power-rails
- High-performance, low phase noise PLL, < 0.5ps RMS typical phase jitter on outputs
- Generates up to four independent output frequencies with a total of 11 differential outputs and one reference output
- Supports multiple differential output I/O standards:
 - Three universal outputs pairs with each configurable as one differential output pair (LVDS, LVPECL or regular HCSL) or two LVCMOS outputs. Frequency of each output pair can be individually programmed
 - Eight copies of Low Power HCSL (LP-HCSL) outputs. Programmable frequency.
- One reference LVCMOS output clock
- Four fractional output dividers (FODs)
- Input frequency ranges:
 - Crystal frequency range: 8MHz to 100MHz
- Output frequency ranges:
 - LVCMOS Clock Outputs – 1MHz to 200MHz
 - LP-HCSL Clock Outputs – 1MHz to 200MHz
 - Other Differential Clock Outputs – 1MHz to 300MHz
- Programmable crystal load capacitance
- Power-down mode
- I2C serial programming interface
- Available in 6 × 6 mm 48-pin QFN package
- -40° to +85°C industrial temperature operation applications

Functional Block Diagram



Pin Configuration



Pin Functions

Table 1. Pin Descriptions

Number	Name	Type	Description
1	OUT10B	Output	Complementary output clock 10. Low-Power HCSL (LP-HCSL) output.
2	XOUT	Input	Crystal oscillator interface output.
3	XIN/REF	Input	Crystal oscillator interface input, or single-ended LVCMOS clock input. Ensure that the input voltage is 1.8V max.
4	VDDA	Power	Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDD should have the same voltage applied.
5	VDDO	Power	Connect to 1.8V. Power pin for outputs 3, 5-11.
6	OUT9	Output	Output clock 9. Low-Power HCSL (LP-HCSL) output.
7	OUT9B	Output	Complementary output clock 9. Low-Power HCSL (LP-HCSL) output.
8	OUT8	Output	Output clock 8. Low-Power HCSL (LP-HCSL) output.
9	OUT8B	Output	Complementary output clock 8. Low-Power HCSL (LP-HCSL) output.
10	OUT7	Output	Output clock 7. Low-Power HCSL (LP-HCSL) output.
11	OUT7B	Output	Complementary output clock 7. Low-Power HCSL (LP-HCSL) output.
12	SD/OE	Input	Enables/disables the outputs (OE) or powers down the chip (SD). Weak internal pulldown resistor.
13	SDA	Input	I2C SDA input.
14	SCL	Input	I2C SCL input.
15	VDD	Power	Connect to 1.8V to 3.3V.
16	VDDO	Power	Connect to 1.8V. Power pin for outputs 3, 5-11.

17	OUT6	Output	Output Clock 6. Low-Power HCSL (LP-HCSL) output.
18	OUT6B	Output	Complementary Output Clock 6. Low-Power HCSL (LP-HCSL) output.
19	OUT5	Output	Output Clock 5. Low-Power HCSL (LP-HCSL) output.
20	OUT5B	Output	Complementary output clock 5. Low-Power HCSL (LP-HCSL) output.
21	VDDO4	Power	Connect to 1.8V to 3.3V. VDD supply for OUT4.
22	OUT4	Output	Output clock 4.
23	OUT4B	Output	Complementary output clock 4.
24	OEB3,11	Input	Active low Output Enable pin for Outputs 3, 5, 6, 11. 1 = disable outputs, 0 = enable outputs. This pin has internal pull-down.
25	NC	Input	Do not connect.
26	NC	Input	Do not connect.
27	VDDO	Power	Connect to 1.8V. Power pin for outputs 3, 5-11.
28	OUT3B	Output	Complementary output Clock 3. Low-Power HCSL (LP-HCSL) output.
29	OUT3	Output	Output clock 3. Low-Power HCSL (LP-HCSL) output.
30	NC	Input	Do not connect.
31	VDD	Power	Connect to 1.8V to 3.3V.
32	NC	Input	Do not connect.
33	OEB7_10	Input	Active low Output Enable pin for Outputs 7-10. 1 = disable outputs, 0 = enable outputs. This pin has internal pull-down.
34	OUT2B	Output	Complementary output clock 2.
35	OUT2	Output	Output clock 2.
36	VDDO2	Power	Connect to 1.8V to 3.3V. VDD supply for OUT2.
37	OUT1B	Output	Complementary output clock 1.
38	OUT1	Output	Output clock 1.
39	VDDO1	Power	Connect to 1.8V to 3.3V. VDD supply for OUT1.
40	NC	Input	Do not connect.
41	OUT11	Output	Output clock 11. Low-Power HCSL(LP-HCSL) output.
42	OUT11B	Output	Complementary output clock 11. Low-Power HCSL(LP-HCSL) output.
43	VDDO	Power	Connect to 1.8V. Power pin for outputs 3, 5-11
44	VDD	Power	Connect to 1.8V to 3.3V. VDDA and VDD should have the same voltage applied.
45	OE_buffer	Input	Active High Output enable for outputs 3, 5-11. 0 = disable outputs, 1=enable outputs. This pin has internal pull-up.
46	VDDO0	Power	Power supply pin for OUT0. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0.
47	OUT0	Output	Output clock 0, the pin acts as a LVCMOS reference output.
48	OUT10	Output	Output clock 10. Low-Power HCSL (LP-HCSL) output.
EPAD	GND	GND	Connect to ground pad

Features and Functional Blocks

Spread Spectrum

To help reduce electromagnetic interference (EMI), the

YQ2G5908 supports spread spectrum modulation. The output clock frequencies can be modulated to spread energy across a broader range of frequencies, lowering system EMI.

The YQ2G5908 implements spread spectrum using the Fractional-N output divide, to achieve controllable modulation rate and spreading magnitude. The Spread spectrum can be applied to any output divider and any spread amount from $\pm 0.1\%$ to $\pm 3\%$ center spread and -0.5% to -6% down spread.

Table 2. Loop Filter

PLL loop bandwidth range depends on the input reference frequency (Fref) and can be set between the loop bandwidth range as shown in the table below.

Input Reference Frequency-Fref (MHz)	Loop Bandwidth Min (kHz)	Loop Bandwidth Max (kHz)
8	50	200
350	300	1000

Output Drivers

The device output drivers support the following features individually:

- The outputs are provided with register-controlled output drivers.
- 2.5V or 3.3V voltage level for HCSL/LVPECL operation
- 1.8V, 2.5V or 3.3V voltage levels for CMOS/LVDS operation
- CMOS supports 4 operating modes:
 - CMOSD: OUTx and OUTxB 180 degrees out of phase
 - CMOSX2: OUTx and OUTxB phase-aligned
 - CMOS1: only OUTx pin is on
 - CMOS2: only OUTxB pin is on

When a given output is configured to CMOSD or CMOSX2, then all previously described configuration and control apply equally to both pins.

- Independent output enabled/disabled by register bits. When disabled, an output can be either in a logic 1 state or Hi-Z.

The following options are used to disable outputs:

1. Output turned off by I2C.
2. Output turned off by SD/OE pin.
3. Output unused, which means it's turned off regardless of OE pin status.

Internal Crystal Oscillator (XIN/REF)

Choosing Crystals

A crystal manufacturer will calibrate its crystals to the nominal frequency with a certain load capacitance value. When the oscillator load capacitance matches the crystal load capacitance, the oscillation frequency will be accurate. When the oscillator load capacitance is lower than the crystal load capacitance, the oscillation frequency will be higher than nominal and vice versa, so for an accurate oscillation frequency you need to make sure to match the oscillator load capacitance with the crystal load capacitance.

To set the oscillator load capacitance, there are two tuning capacitors in the IC, one at XIN and one at XOUT. They can be adjusted independently but commonly the same value is used for both capacitors. The value of each capacitor is composed of a fixed capacitance amount plus a variable capacitance amount set with the XTAL[5:0] register. Adjustment of the crystal tuning capacitors allows for maximum flexibility to accommodate crystals from various manufacturers. The range of tuning capacitor values available are in accordance with the following table:

XTAL[5:0] Tuning Capacitor Characteristics

Parameter	Bits	Step (pF)	Min (pF)	Max (pF)
XTAL	6	0.3	6	25

The capacitance at each crystal pin inside the chip starts at 6pF with setting 000000b and can be increased up to 25pF with setting 111111b. The step per bit is 0.3pF.

You can write the following equation for this capacitance:

$$C_i = 6\text{pF} + 0.3\text{pF} \times \text{XTAL}[5:0]$$

Tuning the Crystal Load Capacitor

Cs1 and Cs2 are stray capacitances at each crystal pin and typical values are between 1pF and 3pF.

Ce1 and Ce2 are additional external capacitors, increasing the load capacitance reduces the oscillator gain so please consult the factory when adding Ce1 and/or Ce2 to avoid crystal startup issues.

You can write the following equation for this capacitance:

$$CXIN = C_{i1} + C_{s1} + C_{e1}$$

$$CXOUT = C_{i2} + C_{s2} + C_{e2}$$

The final load capacitance of the crystal:

$$CL = \frac{CXIN \times CXOUT}{CXIN + CXOUT}$$

It is recommended to set the same capacitor value at each crystal pin, meaning:

$$CXIN = CXOUT$$


The complete formula when the capacitance at both crystal pins is the same:

$$CL = \frac{(6\text{pF} + 0.3\text{pF} \times \text{XTAL}[5:0] + C_s + C_e)}{2}$$

Example 1: The crystal load capacitance is specified as 7.5pF and the stray capacitance at each crystal pin is Cs = 1.5pF. Assuming equal capacitance value at XIN and XOUT, the equation is as follows:

$$7.5\text{pF} = \frac{(6\text{pF} + 0.3\text{pF} \times \text{XTAL}[5:0] + 1.5\text{pF})}{2}$$

So, XTAL[5:0] = 25 (decimal).



EFUSE Interface

The device has an internal power-up reset (POR) circuit. All VDDs must be connected to desired supply voltage to trigger POR.

Users can define specific default configurations through internal efuse memory. Either customer or factory can program the default configuration. Please refer to Register Descriptions and Programming Guide for details or contact Qunqi if a specific factory-programmed default configuration is required.

SD/OE Pin Function

SH bit	SP bit	OSn bit	OEn bit	SD/OE	OUTn
0	0	0	x	x	Tri-state
0	0	1	0	x	Output active
0	0	1	1	0	Output active
0	0	1	1	1	Output driven High Low
0	1	0	x	x	Tri-state
0	1	1	0	x	Output active
0	1	1	1	0	Output driven High Low
0	1	1	1	1	Output active
1	0	0	x	0	Tri-state
1	0	1	0	0	Output active
1	0	1	1	0	Output active
1	1	0	x	0	Tri-state
1	1	1	0	0	Output active
1	1	1	1	0	Output driven High Low
1	x	x	x	1	Output driven High Low

Note 1: Global Shutdown

Note 2: Tri-state regardless of OEn bits

The user has the option to disable the output with either I2C or SD/OE pin. Refer to [Register Descriptions and Programming Guide](#) for details.

Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the device at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 3. Absolute Maximum Ratings

Item	Rating
Supply Voltage, V_{DDA} , V_{DDD} , V_{DDOX}	3.465V
Supply Voltage, V_{DDO}	1.89V
Inputs XIN/REF	0V to 1.8V voltage swing
Outputs, V_{DDO} (LVCMOS)	-0.5V to $V_{DDO} + 0.5V$
Outputs, I_O (SDA)	10mA
Package Thermal Impedance, Θ_{JA}	42°C/W (0 mps)
Package Thermal Impedance, Θ_{JC}	41.8°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C
ESD Human Body Model	2000V
Junction Temperature	125°C

Table 4. Thermal Characteristics

Symbol	Parameter	Value	Units
θ_{JA}	Theta J_A . Junction to air thermal impedance (0mps).	42	°C/W
θ_{JB}	Theta J_B . Junction to board thermal impedance (0mps).	2.35	°C/W
θ_{JC}	Theta J_C . Junction to case thermal impedance (0mps).	41.8	°C/W

Table 5. Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Unit
VDDOX	Power supply voltage for supporting 1.8V outputs.	1.71	1.8	1.89	V
	Power supply voltage for supporting 2.5V outputs.	2.375	2.5	2.625	V
	Power supply voltage for supporting 3.3V outputs.	3.135	3.3	3.465	V
VDDO	Power supply voltage for supporting 1.8V outputs.	1.71	1.8	1.89	V
VDD	Power supply voltage for core logic functions.	1.75		3.465	V
VDDA	Analog power supply voltage. Use filtered analog power supply.	1.75		3.465	V
TA	Operating temperature, ambient	-40		85	°C
C _{LOAD_OUT}	Maximum load capacitance (3.3V LVCMOS only)			15	pF
FIN	External reference crystal	8		100	MHz

tPU	Power up time for all VDDs to reach minimum specified voltage (power ramps must be monotonic)	0.05		5	ms
-----	---	------	--	---	----

Table 6. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		8	25	100	MHz
Equivalent Series Resistance (ESR) < 50 MHz			10	100	Ω
Equivalent Series Resistance (ESR) \geq 50 MHz			10	25	Ω
Shunt Capacitance				7	pF
Load Capacitance (CL) \leq 25 MHz		6	8	12	pF
Load Capacitance (CL) > 25 MHz		6		8	pF
Maximum Crystal Drive Level \leq 25 MHz				100	μ W
Maximum Crystal Drive Level > 25 MHz to 50 MHz				200	μ W
Maximum Crystal Drive Level > 50 MHz to 100 MHz				300	μ W

Electrical Characteristics

Table 7. Current Consumption

symbol	Parameter	Test Conditions		Typ	Max	Unit
Iddcore ³	Core Supply Current	100 MHz on all outputs, 25 MHz REFCLK	1.8V	103		mA
			2.5V	111		mA
			3.3V	112		mA
		LVPECL, 300MHz, 3.3V VDDOx		31	34.1	mA
		LVPECL, 300MHz, 2.5V VDDOx		29	31.9	mA
		LVDS, 300MHz, 3.3V VDDOx		10	11	mA
		LVDS, 300MHz, 2.5V VDDOx		10	11	mA
		LVDS, 300MHz, 1.8V VDDOx		9	9.9	mA
		HCSL, 250MHz, 3.3V VDDOx, 2pF load		21	23.1	mA
		HCSL, 250MHz, 2.5V VDDOx, 2pF load		22	24.2	mA
		LVC MOS, 50MHz, 3.3V, VDDOx ^{1,2}		12		mA
		LVC MOS, 50MHz, 2.5V, VDDOx ^{1,2}		9		mA
		LVC MOS, 50MHz, 1.8V, VDDOx ^{1,2}		6		mA
		LVC MOS, 200MHz, 3.3V VDDOx ¹		4		mA
		LVC MOS, 200MHz, 2.5V VDDOx ^{1,2}		2		mA
LVC MOS, 200MHz, 1.8V VDDOx ^{1,2}		2		mA		
Iddpd	Power Down Current	SD asserted, I2C Programming	1.8V	7		mA
			2.5V	8		mA
			3.3V	8		mA

1. Single CMOS driver active.
2. Measured into a 5" 50 Ohm trace with 2 pF load.
3. Iddcore = IddA+ IddD, no loads

Table 8. AC Timing Characteristics

(VDDO = 1.8V ±5%, TA = -40°C to +85°C)

(Spread Spectrum Generation = OFF)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Fin	Input Frequency	Input frequency limit (crystal)	8		100	MHz

		Input frequency limit (XIN)	8		100	MHz
		Input frequency limit (REF)	8		200	MHz
Fout	Output Frequency	Single ended clock output limit (LVCMOS)	1		200	MHz
		Differential clock output limit	1		300	MHz
FVCO	VCO Frequency	VCO operating frequency range	2100		2400	MHz
			1950		2250	MHz
FPPFD	PFD Frequency	PFD operating frequency range	8		100	MHz
FBW	Loop Bandwidth	Input frequency = 25MHz	0.06		0.9	MHz
t2	Input Duty Cycle	Duty Cycle	45		55	%
t3 ⁵	Output Duty Cycle	Measured at VDD/2, all outputs except Reference output OUT0, VDDOX = 2.5V or 3.3V	45	50	55	%
		Measured at VDD/2, all outputs except Reference output OUT0, VDDOX=1.8V	40	50	60	%
		Measured at VDD/2, Reference output OUT0 (5MHz - 120MHz) with 50% duty cycle input	40	50	60	%
		Measured at VDD/2, Reference output OUT0 (150.1MHz - 200MHz) with 50% duty cycle input	30	50	70	%
t5	Rise Times	LVDS, 20% to 80%		300		ps
	Fall Times	LVDS, 80% to 20%		300		
	Rise Times	LVPECL, 20% to 80%		400		
	Fall Times	LVPECL, 80% to 20%		400		
t6	Clock Jitter	Cycle-to-Cycle jitter (Peak-to-Peak), multiple output frequencies switching, differential outputs		46		ps
		Cycle-to-Cycle jitter (Peak-to-Peak), multiple output frequencies switching, LVCMOS outputs		74		ps
		RMS Phase Jitter (12kHz to 5MHz integration range) reference clock (OUT0), 25 MHz LVCMOS outputs		0.1		ps
		RMS Phase Jitter (12kHz to 20MHz integration range) differential output, 25MHz crystal, 156.25MHz on OUT2, and 100MHz LP-HCSL outputs on OUT3, OUT5-11.		0.75	1.5	ps

$t8^3$	Startup Time	PLL lock time from power-up, measured after all VDD's have raised above 90% of their target value.	2	3	ms
$t9^4$	Startup Time	PLL lock time from shutdown mode	65	130	ms

1. Practical lower frequency is determined by loop filter settings.
2. A slew rate of 2.75V/ns or greater should be selected for output frequencies of 100MHz or higher.
3. Includes loading the configuration bits from efuse to PLL registers. It does not include efuse programming/write time.
4. Actual PLL lock time depends on the loop configuration.
5. Spread Spectrum generation is off unless otherwise stated.

Table 9. General Input Characteristics

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
C_{IN}	Input Capacitance	SD/OE, SDA, SCL		3	7	pF
R_{PD}	Pull-down Resistor	SD/OE		200		k Ω
V_{IH}	XIN/REF		1.4		1.8	V
V_{IL}	XIN/REF		GND-0.3		0.4	V

Table 10. Electrical Characteristics – CMOS Outputs¹

VDDA, VDDD, VDDO124 = 3.3V \pm 5%, 2.5V \pm 5%, 1.8V \pm 5%, TA = -40°C to +85°C unless stated otherwise.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
R_{OUT}	Output Driver Impedance	CMOS output driver.		50		Ω

1. Guaranteed by design and characterization, not 100% tested in production.

Table 11. Electrical Characteristics – LVDS Outputs¹

VDDA, VDDD, VDDO124 = 3.3V \pm 5%, 2.5V \pm 5%, 1.8V \pm 5%, TA = -40°C to +85°C unless stated otherwise.

Symbol	Parameter	Minimum	Typical	Maximum	Units
$V_{OT}(+)$	Differential Output Voltage for the TRUE Binary State	280	400	440	mV
$V_{OT}(-)$	Differential Output Voltage for the FALSE Binary State	-440	-400	-280	mV
ΔV_{OT}	Change in V_{OT} between Complimentary Output States			60	mV
V_{OS}	Output Common Mode Voltage (Offset Voltage)	1.1	1.2	1.3	V
ΔV_{OS}	Change in V_{OS} between Complimentary Output States				mV
I_{OS}	Outputs Short Circuit Current, V_{OUT+} or $V_{OUT-} = 0V$ or V_{DDO}				
I_{OSD}	Differential Outputs Short Circuit Current, $V_{OUT+} = V_{OUT-}$				
T_R	LVDS rise time 20%-80%		300		ps
T_F	LVDS fall time 80%-20%		300		ps

1. Guaranteed by design and characterization, not 100% tested in production.

Table 12. Electrical Characteristics – LVPECL Outputs¹

VDDA, VDDD, VDDO124 = 3.3V \pm 5%, 2.5V \pm 5%, TA = -40°C to +85°C unless stated otherwise.

Symbol	Parameter	Minimum	Typical	Maximum	Units
V_{OH}	Output Voltage High, Terminated through 50 Ω tied to VDD - 2V	2.2		2.8	mV
V_{OL}	Output Voltage Low, Terminated through 50 Ω tied to VDD - 2V	1.4		1.9	V
V_{SWING}	Peak-to-Peak Differential Output Voltage Swing	1.4		1.8	V
T_R	LVPECL rise time 20%-80%		300		ps

T _F	LVPECL fall time 80%–20%		300		ps
----------------	--------------------------	--	-----	--	----

1. Guaranteed by design and characterization, not 100% tested in production.

Table 13-1. Electrical Characteristics – HCSL Outputs¹

VDDA, VDDD, VDDO124 = 3.3V ±5%, 2.5V ±5%, TA = -40°C to +85°C unless stated otherwise.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
dV/dt	Slew Rate	Scope averaging on ^{2,3}		1.8		V/ns
Δ dV/dt	Slew Rate Matching	Scope averaging on ^{2,3}		6		%
V _{MAX}	Maximum Voltage	Measurement on single-ended signal using absolute value (scope averaging off).			900	mV
V _{MIN}	Minimum Voltage		-30			mV
V _{SWING}	Voltage Swing	Scope averaging off ⁶	500			mV
V _{CROSS}	Crossing Voltage Value	Scope averaging off ^{4,6}	450		520	mV
Δ V _{CROSS}	Crossing Voltage Variation	Scope averaging off ⁵				mV

1. Guaranteed by design and characterization, not 100% tested in production.
2. Measured from differential waveform.
3. Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/- 150mV window around differential 0V.
4. Vcross is defined as voltage where Clock = Clock# measured on a component test board.
5. The total variation of all VCROSS measurements in any particular system.
6. Measured from single-ended waveform.

Table 13-2 Electrical Characteristics – LPHCSL Outputs¹

(For OUT3 and OUT5–11 LP-HCSL differential output pairs.)

VDDO_LP_HCSL = 1.8V ±5%, TA = -40°C to +85°C unless stated otherwise.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
dV/dt	Slew Rate	Scope averaging on ^{2,3}		5		V/ns
Δ dV/dt	Slew Rate Matching	Scope averaging on ^{2,3}		10		%
V _{MAX}	Maximum Voltage	Measurement on single-ended signal using absolute value (scope averaging off).			900	mV
V _{MIN}	Minimum Voltage		-30			mV
V _{SWING}	Voltage Swing	Scope averaging off ⁶	850			mV
V _{CROSS}	Crossing Voltage Value	Scope averaging off ^{4,6}	280		350	mV
Δ V _{CROSS}	Crossing Voltage Variation	Scope averaging off ⁵				mV

1. Guaranteed by design and characterization, not 100% tested in production.
2. Measured from differential waveform.
3. Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/- 150mV window around differential 0V.
4. Vcross is defined as voltage where Clock = Clock# measured on a component test board.
5. The total variation of all VCROSS measurements in any particular system.
6. Measured from single-ended waveform.

Table 14. Spread Spectrum Generation Specifications

Symbol	Parameter	Description	Min	Typ	Max	Unit
f_{OUT}	Output Frequency	Output frequency range	1		140	MHz
f_{MOD}	Mod Frequency	Modulation frequency	20 to 100			kHz
f_{SPREAD}	Spread Value	Amount of spread value (programmable) - center spread	$\pm 0.1\%$ to $\pm 3\%$			%Fout
		Amount of spread value (programmable) - down spread	-0.5% to -6%			

Jitter Performance Characteristics

Figure. Typical Phase Jitter Plot at 100MHz




Table 15. PCI Express Jitter Performance and Specification

(VDDO = 1.8V +5%, TA = -40°C to +85°C)

(For LP-HCSL (OUT3, OUT5-11) outputs)

Symbol	Parameter	Conditions	Min	Typ	Max	PCIe Industry Specification	Units	Notes
tJ (PCIe Gen1)	Phase Jitter Peak to Peak	f = 100MHz, 25MHz crystal input evaluation band: 0Hz - Nyquist (clock frequency/2)				86	ps	1,4
tREFCLK_HF_RMS (PCIe Gen2)	Phase Jitter RMS	f = 100MHz, 25MHz crystal input high band: 1.5MHz - Nyquist (clock frequency/2)		0.3		3.1	ps	2,4
tREFCLK_LF_RMS (PCIe Gen2)	Phase Jitter RMS	f = 100MHz, 25MHz crystal input low band: 10kHz - 1.5MHz		0.03		3	ps	2,4
tREFCLK_RMS (PCIe Gen3)	Phase Jitter RMS	f = 100MHz, 25MHz crystal input evaluation band: 0Hz - Nyquist (clock frequency/2)		0.1		1	ps	3,4

Note: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- 1. Peak-to-Peak jitter after applying system transfer function for the Common Clock Architecture. Maximum limit for PCI Express Gen 1.*
- 2. RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and reporting the worst-case results for each evaluation band. Maximum limit for PCI Express Generation 2 is 3.1ps RMS for $t_{REFCLK_HF_RMS}$ (High Band) and 3.0ps RMS for $t_{REFCLK_LF_RMS}$ (Low Band).*
- 3. RMS jitter after applying system transfer function for the common clock architecture. This specification is based on the PCI_Express_Base_r3.0 10 Nov, 2010 specification, and is subject to change pending the final release version of the specification.*

Input – Driving the XIN/REF or CLKIN

Driving XIN/REF with a CMOS Driver

In some cases, it is encouraged to have XIN/REF driven by a clock input for reasons like better SNR, multiple-input-select with device CLKIN, etc. The XIN/REF pin is able to take an input when its amplitude is between 1V and 2.1V and the slew rate is more than 0.2V/ns.

The XIN/REF input can be driven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XOUT pin can be left floating.

Figure. driving XIN with a CMOS Driver





Table 16. Nominal Voltage Divider Values for driving XIN with Single-ended Driver

LVCMOS Driver V _{DD}	R ₀ +R _S	R ₁	R ₂	V_XIN (peak)	R ₀ +R _S +R ₁ +R ₂
3.3	50.0	130	150	1.50	330
2.5	50.0	33	130	1.53	213
1.8	50.0	10	280	1.48	340


Driving XIN with an LVPECL Driver

Figure 1 shows an example of the interface diagram for a +3.3V LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XIN/REF input. It is recommended that all components in the schematics be placed in the layout; though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input. If the driver is 2.5V LVPECL, the only change necessary is to use the appropriate value of R3.

Figure 1. driving XIN with an LVPECL Driver




Order Information

Part No.	Package	Mark	Tape and Reel Information
YQ2G5908	QFN 6mmX6mm-48L		4000pcs/Reel

Package Outline

QFN 6mmX6mm-48L

Quad Flat No-Lead Package, 48 leads. Body width 6mm, body length 6mm, body thickness 0.75mm, lead pitch 0.4mm.



COMMOV DIMENSIONS (UNITS OF MEASURE=MILLIMETER)					
	SYMBOL	MIN	NOM	MAX	
TOTAL THICKNESS	A	0.7	0.75	0.8	
STAND OFF	A1	0	0.02	0.05	
MOLD THICKNESS	A2	---	0.55	---	
L/F THICKNESS	A3	0.203 REF			
LEAD WIDTH	b	0.15	0.2	0.25	
BODY SIZE	X	D 6 BSC			
	Y	E 6 BSC			
LEAD PITCH	e	0.4 BSC			
EP SIZE	X	D2	4.1	4.2	4.3
	Y	E2	4.1	4.2	4.3
LEAD LENGTH	L	0.3	0.4	0.5	
LEAD TIP TO EXPOSED PAD EDGE	K	0.5 REF			
PACKAGE EDGE TOLERANCE	aaa	0.1			
MOLD FLATNESS	ccc	0.1			
COPLANARITY	eee	0.08			
LEAD OFFSET	bbb	0.07			
EXPOSED PAD OFFSET	fff	0.1			

Revision History

No	Date	Description
V1.0	2024/04/09	First release
V1.4	2024/04/11	Modify power supply related info
V1.5	2024/05/08	Modify power supply related info

All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.